FIG. 1

RAM

202

206

204

Packet
Data
In
(from Rx 102)

Write
Controller

Packet n-1

Packet n

Packet n+1

Read
Controller

Packet
Data
Out
(To transcoder
106)

Write
Address
Generator

208

210

Read
Address
Generator

FIG. 2

Packet Data In

Packet Classifier 302

304

FIFO 1   FIFO 2   FIFO 3   • • • •   FIFO N

Packet Scheduler

306

Priority Queue

308

Next Packet Address

FIG. 3

```
                    ┌─────────┐
                    │  Start  │
                    └─────────┘
                         │
                         ▼
              ┌─────────────────────┐
              │   Wait for next     │────── 402
              │     packet          │
              └─────────────────────┘
                         │
                         ▼
              ┌─────────────────────┐
              │  Get stream id (i)  │────── 404
              └─────────────────────┘
                         │
                         ▼
              ┌─────────────────────┐
              │  Copy packet into   │
              │  next address (A)   │────── 406
              │     of RAM          │
              └─────────────────────┘
                         │
                         ▼
                   ╱───────────╲
          n       ╱    Does     ╲       408
        ◄────────◄ packet include ►────
                  ╲ a time reference╱
                   ╲    (TR)?    ╱
                    ╲───────────╱
                         │ y
                         ▼
              ┌─────────────────────┐
              │   ΔTRi = t-TR       │────── 410
              └─────────────────────┘
                         │
                         ▼
                   ╱───────────╲
      414   y     ╱    Does     ╲   n        416
      ◄──────────◄ packet include a►──────────►
                  ╲ decoding time  ╱
                   ╲ stamp (TS)?  ╱
                    ╲───────────╱
  ┌──────────────┐                   ┌──────────────────────┐
  │  Set priority │                   │  Set to maximum      │
  │  P = TS + ΔTRi│                   │  priority  P = Pmax  │
  └──────────────┘                   └──────────────────────┘
```

Does packet include a time reference (TR)? — 408

$\Delta TRi = t-TR$ — 410

Does packet include a decoding time stamp (TS)? — 412

Set priority $P = TS + \Delta TRi$ — 414

Set to maximum priority $P = P_{max}$ — 416

Copy packet address (A) and packet priority (P) to FIFO (i) — 418

First packet in FIFO? — 420

Send interrupt to packet scheduler — 422

FIG. 4

500

Start

502

Receive stream id (i)
and packet priority (P)

504

Use packet priority (P)
to sequence stream (i)
in priority queue

Return

FIG. 5

600

Start

602

Ready to accept
next packet?

n

y

Retrieve stream id (i)
corresponding to highest
priority entry in
priority queue

604

Retrieve address (A)
for next packet on stream (i)

606

Transmit packet

608

610

Any more
packets in queue for
this stream?

y

n

Remove entry for stream (i)
from priority queue

612

Use priority of next
packet to sequence
stream i in priority
queue

614

FIG. 6

700

Display Order (arrows show direction of prediction)

P_1 | B_2 | B_3 | P_4 | B_5 | B_6 | P_7 | I_8 | B_9 | B_{10} | P_{11}

750

Transmission Order

P_4 | B_2 | B_3 | P_7 | B_5 | B_6 | I_8 | P_{11} | B_9 | B_{10}

FIG. 7

FIG. 8A

FIG. 8B

FIG. 8C

FIG. 8D

```
mem_allocate (d, i, j, k) begin
  if (d > k) begin
    D(i, j) = 0
    return (addr(i, j))
end
k=k / 2
if (d <= D(i+k, j+k) and
    (d > D(i+k, j-k) or D(i+k, j-k) >= D(i+k, j+k)) and
    (d > D(i-k, j+k) or D(i-k, j+k) >= D(i+k, j+k)) and
    (d > D(i-k, j-k) or D(i-k, j-k) >= D(i+k, j+k)))
    a = mem_allocate( d, i+k, j+k, k)
else if (d <= D(i+k, j-k) and
        (d > D(i-k, j+k) or D(i-k, j+k) >= D(i+k, j-k)) and
        (d > D(i-k, j-k) or D(i-k, j-k) >= D(i+k, j-k)))
    a = mem_allocate ( d, i+k, j-k, k)
else if ( d <=D(i-k, j+k) and
        (d > D(i-k, j-k) or D(i-k, j-k) >= D(i-k, j+k)))
    a = mem_allocate( d, i-k, j+k, k)
else
    a = mem_allocate( d, i-k, j-k, k)
D(i, j) = max( D(i+k, j+k), D(i+k, j-k), D(i-k, j+k), D(i-k, j-k))
return ( a )
end
```

FIG. 9

```
mem_free ( i, j, k ) begin
   D(i, j) = 2 * k
   while ( k < MEMSIZE/2 ) begin
     k = k * 2
     D(i, j) = max( D(i+k, j+k), D(i+k, j-k), D(i-k, j+k), D(i-k, j-k))
  end
end
```

FIG. 10

Map of Allocated and Unallocated Memory Units

```
        0      1      2      3      4
    ┌──────┬──────┬──────┬──────┬──────┐
  0 │//////│//////│      │      │//////│───────▶
    ├──────┼──────┼──────┼──────┼──────┤
  1 │      │      │//////│      │      │
    ├──────┼──────┼──────┼──────┼──────┤
  2 │      │//////│//////│//////│      │
    ├──────┼──────┼──────┼──────┼──────┤
  3 │      │      │      │//////│      │───── 1110  Unallocated "page"
    ├──────┼──────┼──────┼──────┼──────┤
  4 │//////│//////│      │//////│//////│───── 1102  Allocated "page"
    └──────┴──────┴──────┴──────┴──────┘
    │
    ▼
```

Free List FIFO

page
address in ──────▶   │//////│//////│//////│ • • • │//////│//////│   ──────▶ page
                                                                              address out

Address Map LUT

stream-id ──────▶ ┌──────────┐
                  │   │
frame-id ──────▶ │   │
                  │   TLB   │──────▶ memory_unit
      x ──────▶ │   │   address
                  │   │
      y ──────▶ │ *1106* │
                  └──────────┘

FIG. 11

FIG. 12

_1300_

frame x y _1304_

xsize ysize

_1302_ _1306_ _1310_ _1308_

_1320_

Address
Generator

addr x-offset y-offset

_1340_

DRAM ⟷ Cache

_1322_

block
data

_1330_

Data
Merge

data

FIG. 13

```
address_generator ( ) begin
  m = 0
  n = 0
  input ( frame, x, y, xsize, ysize)
  while (n < ysize) begin
    x = xaddr + m
    y = yaddr + n
    block_addr = LUT { frame, y[ :7 ], x[ :7 ] }
    y_suboffset = y[6:4]
    x_suboffset = x[6:4]
    addr = { block_addr, y_suboffset, x_suboffset }
    y_offset = y[3:0]
    x_offset = x[3:0]
    output (addr, y_offset, x_offset)
    m = m + 16
    if ( m >= xsize ) begin
      n = n + 16
      m = 0
    end
  end
  return
end

data_merge ( ) begin
  input ( x_size, y_size, x_offset, y_offset)
  n = 0
  while ( n < y_size ) begin
    i = 0
```

FIG. 14

```
while ( i < 16 ) begin
  m = 0
  while ( m < (x_offset + x_size) ) begin
    j = 0
    while (j < 16) begin
      input ( block_data )
      B[i][m] = block_data
      m = m + 1
      j = j + 1
    end
  end
  i = i + 1
end
if ( y_offset  > 0 ) begin
  i = y_offset
  y_offset = 0
else
  i = 0
end

  while ( i < 16 and n < ysize) begin
    while ( j < x_size ) begin
      data = B[i][j + x_offset]
      output ( data )
      j = j + 1
    end
    i = i + 1
    n = n + 1
  end
end
end
```

FIG. 15

FIG. 16

FIG. 17